CL stands for CAS Latency. It is a programmable register in the SDRAM that sets the number of clock cycles between the issuance of the READ command and when the data comes out. Smaller number for CL indicates faster SDRAM within the same frequency.

reference

got feedback? got feedback?

Any feedback you provide is sent to the owner of this FAQ for possible incorporation and shown publically as well.

by Cariad edited by vkr